< img src="https://mc.yandex.ru/watch/94368734" style="position:absolute; left:-9999px;" alt="" />


High-Speed MOSFET Driver
Part No. Features Vcc Icc(Max) Iout(Peak) tD Max tR Max / tF Max Package
US2829 Single-Channel High-Speed MOSFET Driver 4.0V~14.0V 15uA 2A 40nS 25nS / 25nS SOT-25
* Low-cost single-channel high-speed MOSFET driver
* 2A peak output current
* 25ns max rise/fall times and 40ns max propagation delay,1nF load
* Low power dissipation: ICC=15μA(Max)
UTC4424 3A Dual High-Speed Power MOSFET Drivers 4.5V~18.0V 2.5mA 3A 75nS 35nS / 35nS DIP-16 SOP-16
* Power supply voltage: 4.5V to 18V
* High Capacitive Load Drive Capability: 1800pF in 25 ns
* Short Delay Times: <40 ns (typ)
* Low Output Impedance: 3.5Ω (Typ.)
UGD9511 SINGLE-CHANNEL, 4.5V~18.0V 160uA -4A/+8A Source/Sink 30nS 22nS / 11nS SOT-26
* Low-Cost Gate-Driver Device Offering Superior
Replacement of NPN and PNP Discrete Solutions
* Strong Sink Current Offers Enhanced Immunity against
Miller Turn on
* Split Output Configuration (Allows Easy and
Independent Adjustment of Turn on and Turn off
Speeds) in the UGD9511 Saves 1 Diode
* Fast Propagation Delays (13-nsTypical)
* Fast Rise and Fall Times (9ns and 7ns Typical)
* 4.5V to 18V Single Supply Range
* Output Held Low When Input Pins Are Floating
* Outputs Held Low During VDD UVLO (Ensures
Glitch-Free Operation at Power Up and Power-Down)
* TTL and CMOS Compatible Input-Logic Threshold
(Independent of Supply Voltage)
* Hysteretic-Logic Thresholds for High-Noise Immunity
* Dual-Input Design (Choice of an Inverting (IN–Pin) or
Non inverting (IN+ Pin) Driver Configuration)
Unused Input Pin can be Used for Enable or Disable
* Input Pin Absolute Maximum Voltage Levels
UTR2101* HALF-BRODGE DROVER 10V~20.0V 270uA 600V(VHO) 90nS 170nS / 90nS SOP-8
* Floating channel designed for bootstrap operation
* Fully operational to +600V
* Tolerant to negative transient voltage, dV/dt immune
* Gate drive supply range from 10V to 20V
* Undervoltage lockout
* 3.5V, 5V, and 15V input logic compatible
* Matched propagation delay for both channels
* Outputs in phase with inputs